ones of the stored execution instructions in accordance with said memory control signal; a register having at least N stages where N is a positive integer, wherein said register is coupled to said addressable memory to store the ones of the execution instructions produced by said addressable memory and is responsive to a register control signal including a register address to produce at its output