In accordance with the invention clock signal generator 30 occasionally adjusts the period between MCLK signal pulses to compensate for accumulating timing errors resulting when clock signal generator 30 must produce MCLK signals with nominal frequencies other than 1/k*P, where k is an integer.