preferred embodiments of the present invention; FIGS. 2A and 2B are a logic circuit diagram and a block diagram equivalent thereof, respectively, of a first pipeline stage known as a weak-condition half-buffer that is employed to implement elements in an FPGA constructed in accordance with the preferred embodiments; FIGS. 2C and 2D are a logic circuit diagram and a block diagram equivalent thereo