FPGAs and other devices can take advantage of this function to implement digital PLLs with configurable loop bandwidths for jitter attenuation applications, precision disciplined clocks that lock to tight stability references or digitally controlled precision timing applications such as network timing, timing over packet and IEEE1588 applications.