FIG. 4A is a plan view showing the general configuration of a capacitor (array capacitor) in accordance with Embodiment A-3 of the present invention, and FIG. 4B is a side view showing an example in which the capacitor of 4A is mounted on a circuit board.