The SU 4016 and the BS 4014 then continue the channel establishment process communication (step 4428, 4434). [0536] XXXXIV. Parallel Packetized Intermodule Arbitrated High Speed Control and Data Bus [0537] For communication within a digital device, such as between a CPU (central processing unit), memory, peripherals, I/O (input/output) devices, or other data processors, a communication bus may be