A method of loading data from a cache to registers in a vector processor pipeline, the method comprising the steps of:a) requesting a data block from said cache;b) checking whether there is a hit in said cache for said block of data to be loaded, said hit indicating that said data block is in said cache, and a miss indicating said data block is not in said cache;c) driving said data block from sai