A memory subsystem comprising: a) at least two semiconductor devices; b) a main bus containing a plurality of bus lines for carrying substantially all data and command information needed by said devices, said semiconductor devices including at least one memory device connected in parallel to said bus; said bus lines including respective row command lines and column command lines; c) a clock genera