monitoring a computer system, said computer system including a memory module and a random number generator; enabling said random number generator to generate and process a plurality of random bits while the memory module is disabled, said enabling said random number generator including, enabling an equalization module within said random number generator for a predetermined number of clock signals