Alternatively, these elements may be part executed by a separate microprocessor or group of microprocessors or may be implemented by an FPGA, ASIC or other combination of hardware and software as is generally known in the art. [0300] As further shown in FIG. 24, the invention further includes a packet-access line module 210.