vanced latency (AL) is 1 cycle;FIG. 13 is a timing chart for describing internal major signals at a write operation of the double data rate synchronous DRAM according to the embodiment under the same conditions as shown in FIG. 12;FIGS. 14A and 14B are respectively timing charts showing the sequence of operations of principal circuits at a read operation of the double data rate synchronous DRAM ac