invention;FIG. 4 is a first timing chart for describing an operation of the synchronization circuit 100 of the first embodiment of the invention;FIG. 5 is a second timing chart for describing an operation of the synchronization circuit 100 of the first embodiment of the invention;FIG. 6 is a circuit configuration diagram of a synchronization circuit 100A of a second embodiment of the invention;FI