The dummy cells 4 of FIG. 1 can be composed of a circuit such as FIG. 3A, 3B or 3C. The dummy cell 4 of FIG. 3A is composed of transistors (Q1, Q2) and (Q3, Q4) composing an inverter, and transistors Q5 and Q6 turned ON/OFF by the main row address signal.