{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/130656087"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "FIG. 5A is a diagram of an exemplary sigma-delta capacitance detecting circuit implemented with a passive network and one digital input/output pin of a controller, FIG. 5B is an exemplary timing chart and FIG. 5C is an exemplary timing diagram for the embodiment of FIG. 5A;" ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.fr" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/29685754"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/130656087"] } } }
