{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/prov/286495076"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/386053364" ] } },

    { "id" : "http://webisa.webdatacommons.org/386053364"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "Additional details of exemplary circuits, operation, bias conditions, float conditions, modes of operation including read and program modes, and the like, are further described in the aforementioned U.S. Pat. No. 6,879,505, and additionally described in U.S. Pat. No. 7,054,219 to Christopher J. Petti, et al., entitled ???Transistor Layout Configuration for Tight-Pitched Memory Array Lines???, the" ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/177133534"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/386053364" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/287219459"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/386053364"] } } }
