. . "m is a state metric with a lowest metric value; storage means coupled to the first and second bit-wide adder circuits for storing each of the first and second sums; and a selector coupled to the storage means and comparator circuit for outputting one of the stored first and second sums as the predetermined state metric in response to the comparator circuit. 2." . .