. . . . "FIGS. 2A and 2B together are a simplified schematic diagram for generating appropriate timing signals for a format converter according to the present invention." .