"FIG. 11A is a plan view partially illustrating a configuration where TFTs are formed on the right and left sides of a signal line alternately, and FIGS. 11B and 11C are plan views illustrating a variation in the gate-drain capacitance (Cgd) due to misalignment." . . . .