. . "FIGS. 3A and 3B are a plan view and cross sectional view of the structure of a three-dimensional memory unit with a chip selector chip incorporated according to the first embodiment of the present invention." . . .