. "FIG. 3A is a schematic plan view of a memory array after formation of word lines for the array." . . .