"FIG. 11 is a schematic of a fourth embodiment of a programmable logic device in accord with the present invention having a pair of multiplexers for functional unit level testing." . . . .