. "During an evaluate phase (logic one) of clock 104, NFET 106 is turned ON, and if any of inputs A, B or C are a logic one, dynamic node 108 is pulled low (logic zero), and OUT transitions to a logic one via inverter 110." . . . .