. . "FIG. 3a is a block diagram of the branch prediction RAM initialization microcode and FIG. 3b is a schematic showing initialization implemented in hardware." . .