. . "FIG. 3A is a schematic diagram of a low frequency phase-locked loop (LF PLL) circuit, under the embodiment of FIG. 1." . .