"FIG. 5A is a plan view of the TFT array substrate shown in FIG. 3 illustrating the first step of processing the same;" . . . .