"TiN or other metal nitride is deposited over the gate dielectric at 170, and the NMOS region is masked at 172 (e.g., leaving the PMOS region uncovered)." . . . .