. . "FIG. 3A is a diagram showing a prior art implementation of a 256K byte 4-way set associate L2 cache with 2K???8 SRAMs for tag and 8K???8 SRAMs for data;" . .