. "FIG. 5B is a schematic diagram illustrating an alternative embodiment of a filtered stream buffer, which compares all cache-block-address-tag registers." . . .