. . "FIG. 6 is a an example simplified partial block diagram of a portion of the ID signal generator of FIGS. 1 and 3 that produces an ID signal clock different from a clock frequency of interest;" . .