. . "FIG. 10 a is a plan view layout of single transistor mask programmed memory cells programmed using an alternative mask programming technique;" . .