"The apparatus of claim 19, wherein operations in the first process are isolated from memory and other system resources belonging to the second process so that an error in the first process does not, one of, corrupt memory belonging to the second process and interfere with the second process in any way. 26." . . . .