. . "FIG. 7 is a cross section of a main portion of the area including the NAND gate shown in FIG. 5." . .