. . . . "In such a system, significant parameters including the instruction address, arithmetic and logical conditions and index registers are held in entirely separate sets of hardware for each interrupt level." .