. . "After waiting for the predetermined time, the central processor 112 writes data including a result of the above determination in the device status register DSR in the main memory 113, and sends an interrupt signal through the channel bus interface circuit 106 to the channel controller 104." . .