. "FIGS. 20A and 20B show an SRAM block formed in a semiconductor integrated circuit device according to EXAMPLE 2 of EMBODIMENT 3, of which FIG. 20A is a partial circuit diagram of the SRAM block in which power shutdown control is not performed and FIG. 20B is a cross-sectional view of bit lines and ground lines in the SRAM block;" . . .