" test circuit coupled to the data bus, including, a test data storage circuit including an input coupled to the data bus and an output coupled to the memory-cell array, and terminals adapted to receive respective read test data and write test data signals, the test data storage circuit storing bits of data applied on the data bus when the write test data signal is active, and providing on its outp" . . . .