"FIG. 5B is a schematic diagram showing how a programmable logic resource may be allocated to multiple functions in accordance with the present invention." . . . .