. "FIG. 5B is a diagram schematically illustrating the flow of signals between an initiator logic element and a recipient logic element within a particular channel of the interconnect block in accordance with one embodiment of the present invention;" . . .