"FIG. 8A is a schematic drawing of a hierarchical network whereby systems of processors are interconnected to form a hierarchy of systems indicated as a top system, mid system and bottom system." . . . .