. . . "FIG. 4A is a plan view showing a wafer stage, and FIG. 4B is a schematic side view showing a partial cross section of wafer stage WST;" .