"The memory controller 1 may employ algorithms, such as algorithms which have been described in conjunction with FIG. 1, to accurately set correct timing between the signals." . . . .