. . "FIG. 6 which comprises FIGS. 6A and 6B is a schematic block diagram of the I/O interface of the processor;" . . .