"FIG. 1 illustrates a computer system including a CPU, a programmable interrupt controller and decode and buffer control logic for processing interrupt command signals in accordance with the present invention." . . . .