. . . . "A bus arbitor for providing a plurality of asynchronously operating devices including memories, processors and I/O controllers prioritized, equal access to a common bus means of a digital system in response to bus access requests from said" .