. . . "FIGS. 9A and 9B are a plan view and an equivalent circuit diagram, respectively, of one NAND cell portion of the memory cell array." . . . .