. . . . "FIGS. 5A and 5B together are a simplified block diagram of a correlation detection decoder 124, which is a suitable alternative to the peak detection decoder 122 of FIGS. 4A and 4B. Again, this decoder is preferably implemented in a digital signal processor, and the block diagram of FIGS. 5A and 5B represents a hardware equivalent to the preferred software implementation." .