. . . "A NAND-cell type EEPROM, to which the invention is applied or which is the second embodiment of the invention, will be described in detail, with reference to FIGS. 3A and 3B. FIGS. 3A and 3B are a block diagram showing the memory cell array and peripheral circuits of the NAND-cell type EEPROM." . .