. "FIG. 4A is a plan view representing a memory apparatus comprising an array of nonvolatile memory cells having the NAND type architecture." . . .