. . . "FIG. 21A is a plan view showing structure of a memory package of a third embodiment of a semiconductor unit according a third aspect of this invention;" .