. . . "FIG. 11A is a plan view schematically showing DRAM cells for two bits adjacent to each other in a direction of a bit line in connection with the fourth embodiment of the present invention." .